AS7C251MNTF18A sram equivalent, 2.5v 1m x 18 flowthrough synchronous sram.
*
*
*
*
*
*
*
* Organization: 1,048,576 words × 18 bits NTD™ architecture for efficient bus operation Fast clock to data access: 7.5/8.5/1.
requiring random access or read-modify-write operations. NTD™ devices use the memory bus more efficiently by introducing.
Image gallery
Download